To browse Academia. Skip to main content. By using our site, you agree to our collection of information through the use of cookies. To learn more, view our Privacy Policy. Log In Sign Up. Roman Atwood.

Author:Sahn Shakagar
Language:English (Spanish)
Published (Last):25 November 2014
PDF File Size:17.62 Mb
ePub File Size:5.79 Mb
Price:Free* [*Free Regsitration Required]

They are based on a 1. A bit wide memory interface and unique accelerator architecture enable bit code execution at the maximum clock rate. Serial communications interfaces ranging from a USB 2. Various bit timers, single or dual bit ADC s , bit DAC, PWM channels and 45 fast GPIO lines with up to nine edge or level sensitive external interrupt pins make these microcontrollers suitable for industrial control and medical systems.

Single flash sector or full chip erase in ms and programming of bytes in 1 ms. USB 2. On-chip integrated oscillator operates with an external crystal from 1 MHz to 25 MHz. Power saving modes include idle and Power-down. Processor wake-up from Power-down mode via external interrupt or BOD. The operation of port 0 pins depends upon the pin function selected via the pin connect block. Pins P0.

Open-drain output for I2C-bus compliance. SPI clock output from master or input to slave. Selects the SPI interface as a slave. Clock output from master or input to slave.

Selects the SSP interface as a slave. Important: This is an digital output only pin. The operation of port 1 pins depends upon the pin function selected via the pin connect block. Pins 0 through 15 of port 1 are not available. Extra signal added to the JTAG port. Assists debugger synchronization when processor frequency varies. Bidirectional pin with internal pull-up. TTL with hysteresis, 5 V tolerant.

I Input to the oscillator circuit and internal clock generator circuits. O Output from the oscillator amplifier. I Input to the RTC oscillator circuit. O Output from the RTC oscillator circuit. I Ground: 0 V reference. I Analog ground: 0 V reference. I Analog 3. I RTC power supply voltage: 3. This site uses Akismet to reduce spam. Learn how your comment data is processed. Share this:. Like this: Like Loading Connect with.

I allow to create an account. When you login first time using a Social Login button, we collect your account public profile information shared by Social Login provider, based on your privacy settings. We also get your email address to automatically create an account for you in our website. Once your account is created, you'll be logged-in to this account.

Disagree Agree. Notify of. Oldest Newest Most Voted. Inline Feedbacks. Would love your thoughts, please comment. Sorry, your blog cannot share posts by email. ARM 1.


ARM based LPC 2148 Microcontroller Architecture

Embedded system and SOC system on chip designers choose particular microprocessor cores , libraries, and different tools to develop microprocessor based applications. An ARM processor is one of the best alternatives obtainable for embedded system designers. In the past few years, the ARM architecture has become very popular and these are available from different IC manufacturers. The applications of ARM processors involves in mobile phones, automotive braking systems, etc. This article will assist you to understand the basics of the microcontroller. The applications of an ARM processor include several microcontrollers as well as processors.


LPC2148 – Introduction

This enables the companies to develop their own processors compliant with the ARM instruction set architecture. Similarly, all major semiconductor manufacturers like Atmel, Samsung, TI etc. ARM7 is most successful and widely used processor family in embedded system applications. ARM7 is excellent to get start with in terms of resources available on internet and quality documentation provided by NXP.


ARM7 Based (LPC2148) Microcontroller Pin Configuration

This generation introduced the Thumb bit instruction set providing improved code density compared to previous designs. All these designs use a Von Neumann architecture , [ citation needed ] thus the few versions containing a cache do not separate data and instruction caches. Some ARM7 cores are obsolete. Subsequent cores included and enhanced this support. It is a versatile processor designed for mobile devices and other low power electronics. This processor architecture is capable of up to MIPS on a typical 0. The processor supports both bit and bit instructions via the ARM and Thumb instruction sets.

Related Articles